《電子技術(shù)應(yīng)用》
您所在的位置:首頁 > 模擬設(shè)計 > 設(shè)計應(yīng)用 > 軟件無線電架構(gòu)的導(dǎo)航接收機(jī)模擬前端設(shè)計
軟件無線電架構(gòu)的導(dǎo)航接收機(jī)模擬前端設(shè)計
2022年電子技術(shù)應(yīng)用第8期
孫金中,付秀蘭,高艷麗
安徽芯紀(jì)元科技有限公司,安徽 合肥230031
摘要: 針對基于超外差或低中頻的傳統(tǒng)導(dǎo)航接收機(jī)模擬前端電路功能復(fù)雜、功耗高、不利于單片集成等問題,基于模擬最小化,數(shù)字最大化的思想,通過芯片內(nèi)部集成高增益射頻放大器、低功耗的高速模數(shù)轉(zhuǎn)換器、低抖動的時鐘鎖相環(huán),創(chuàng)新性地設(shè)計并實(shí)現(xiàn)了一款基于軟件無線電架構(gòu)的接收機(jī)模擬前端電路。通過55 nm CMOS 工藝電路設(shè)計、版圖設(shè)計、仿真及硅流片驗(yàn)證,測試結(jié)果表明該接收機(jī)前端電路各模塊功能正常,實(shí)現(xiàn)了單個模擬接收通道處理多模導(dǎo)航信號,極大地降低了模擬電路的規(guī)模及功耗并成功應(yīng)用于一款多模導(dǎo)航SoC芯片中。
中國分類號: TN851
文獻(xiàn)標(biāo)識碼: A
DOI:10.16157/j.issn.0258-7998.222671
中文引用格式: 孫金中,付秀蘭,高艷麗. 軟件無線電架構(gòu)的導(dǎo)航接收機(jī)模擬前端設(shè)計[J].電子技術(shù)應(yīng)用,2022,48(8):131-134,139.
英文引用格式: Sun Jinzhong,F(xiàn)u Xiulan,Gao Yanli. Design of an analog front-end of navigation receiver based on software defined radio[J]. Application of Electronic Technique,2022,48(8):131-134,139.
Design of an analog front-end of navigation receiver based on software defined radio
Sun Jinzhong,F(xiàn)u Xiulan,Gao Yanli
Anhui Siliepoch Technology Co.,Ltd.,Hefei 230031,China
Abstract: The analog front-end of traditional navigation receiver based on superheterodyne or low IF is complex in function, high in power consumption and not conductive to monolithic integration. Based on the idea of analog minimization and digital maximization, a novel analog front-end of navigation receiver based on software radio architecture is designed and implemented by integrating a high gain RF amplifier, a high speed low power ADC and a low jitter clock phase-locked loop. Through 55 nm CMOS process circuit design, layout design, simulation and silicon wafer verification, the test results show that the analog front-end of navigation receiver works normally and only one analog receiver channel is able to process the multimode navigation signals which greatly reduces the size and power consumption of analog circuit. The analog front-end circuit has successfully applied in a multimode navigation SoC chip.
Key words : software defined radio;receiver;amplifier;ADC;PLL

0 引言

    隨著信息技術(shù)的飛速發(fā)展,無線接收機(jī)的實(shí)現(xiàn)形式也發(fā)生了巨大變化,原來的超外差、低中頻、零中頻架構(gòu)的無線接收機(jī)已經(jīng)不能滿足現(xiàn)代通信、雷達(dá)、電子對抗等多頻段、多模式及多功能的電子裝備的需求,軟件無線電架構(gòu)的接收機(jī)因其自身的結(jié)構(gòu)特點(diǎn),是未來無線通信、多模導(dǎo)航、多功能一體機(jī)的理想選擇[1-4]

    軟件無線電架構(gòu)的接收機(jī)的設(shè)計難點(diǎn)是設(shè)計高性能的接收機(jī)模擬前端電路。隨著集成電路技術(shù)的飛速發(fā)展,模數(shù)轉(zhuǎn)換器的轉(zhuǎn)換速度越來越高,使得設(shè)計單片軟件無線電架構(gòu)的接收機(jī)成為了可能[5-6]

    本文設(shè)計了一款軟件無線電架構(gòu)的接收機(jī)模擬前端用于多模衛(wèi)星導(dǎo)航系統(tǒng)的射頻信號接收及轉(zhuǎn)換,從而實(shí)現(xiàn)單片軟件無線電架構(gòu)的導(dǎo)航SoC芯片。該模擬前端通過低功耗高速模數(shù)轉(zhuǎn)換器直接對導(dǎo)航信號進(jìn)行射頻采樣量化轉(zhuǎn)換,在數(shù)字域完成頻率變換及信號處理,數(shù)字電路隨著集成電路工藝的進(jìn)步面積和功耗可以不斷降低,由于內(nèi)部集成了寬帶的射頻放大器和高速ADC可以對不同模式的導(dǎo)航信號全部進(jìn)行采樣量化轉(zhuǎn)換,實(shí)現(xiàn)了單個模擬通道完成多模導(dǎo)航信號的處理,從而實(shí)現(xiàn)系統(tǒng)終端的最優(yōu)化設(shè)計[7-9]。




本文詳細(xì)內(nèi)容請下載:http://theprogrammingfactory.com/resource/share/2000004666




作者信息:

孫金中,付秀蘭,高艷麗

(安徽芯紀(jì)元科技有限公司,安徽 合肥230031)




wd.jpg

此內(nèi)容為AET網(wǎng)站原創(chuàng),未經(jīng)授權(quán)禁止轉(zhuǎn)載。