《電子技術(shù)應(yīng)用》
您所在的位置:首頁 > 其他 > 設(shè)計應(yīng)用 > 采樣時鐘保持模式對數(shù)字接收機的影響分析
采樣時鐘保持模式對數(shù)字接收機的影響分析
2022年電子技術(shù)應(yīng)用第10期
成 章,蔡春霞,江 威,陳 興
電子信息控制重點實驗室,四川 成都 610036
摘要: 分析了采用雙鎖相環(huán)提供采樣時鐘的多通道數(shù)字接收機中第一級鎖相環(huán)失鎖后進(jìn)入頻率保持模式時對輸出采樣時鐘頻率的影響,進(jìn)而分析了對多通道數(shù)字接收機的幅度、頻率、相位參數(shù)測量影響,通過校正算法進(jìn)行了有效補償,實現(xiàn)參數(shù)測量與采樣頻率偏差解耦,仿真和工程驗證證明了措施有效,提升了數(shù)字接收機參數(shù)測量的可靠性,可以推廣應(yīng)用。
中圖分類號: TN709
文獻(xiàn)標(biāo)識碼: A
DOI:10.16157/j.issn.0258-7998.222673
中文引用格式: 成章,蔡春霞,江威,等. 采樣時鐘保持模式對數(shù)字接收機的影響分析[J].電子技術(shù)應(yīng)用,2022,48(10):130-143,149.
英文引用格式: Cheng Zhang,Cai Chunxia,Jiang Wei,et al. Analysis about influences of holding mode of sample clock on digital receiver[J]. Application of Electronic Technique,2022,48(10):130-143,149.
Analysis about influences of holding mode of sample clock on digital receiver
Cheng Zhang,Cai Chunxia,Jiang Wei,Chen Xing
Science and Technology on Electronic Information Control Laboratory, Chengdu 610036, China
Abstract: In the paper, the influences of the first-level phase-locked loop on the frequency of output sample clock when entering the frequency-holding mode after losing lock in the multichannel digital receiver which adopts the double phase-locked loop to provide the sample clock are analyzed, and then the influences on the amplitude, frequency and phase parameter measurement of the multichannel digital receiver are analyzed further, and the effective redemption is conducted through the correction algorithm to achieve the parameter measurement and decoupling of sample frequency deviation, as emulation and engineering verification have proven the effectiveness of measures so that their popularization and applications are available.
Key words : sample clock; frequency-holding mode; digital receiver; spectrum correction

0 引言

    數(shù)字接收機通常采用FFT處理進(jìn)行參數(shù)測量,在采樣時鐘頻率偏差時會影響信號參數(shù)測量誤差,其基本機理是FFT處理時的頻譜泄漏及柵欄效應(yīng)受FFT長度、信號頻率、采樣頻率間關(guān)系影響,在FFT長度固定,對同一輸入信號,采樣頻率的擾動將導(dǎo)致參數(shù)測量結(jié)果變化。因此數(shù)字接收機設(shè)計時鐘系統(tǒng)是關(guān)鍵,穩(wěn)定的時鐘系統(tǒng)對參數(shù)測量至關(guān)重要[1-3]

    本文給出基于雙鎖相環(huán)時鐘芯片的多通道數(shù)字接收機的時鐘系統(tǒng)設(shè)計,通過理論仿真和工程驗證,分析了雙鎖相環(huán)時鐘在第一級鎖相環(huán)失鎖后進(jìn)入頻率保持模式時輸出頻率的變化及對多通道數(shù)字接收機的幅度、頻率、相位參數(shù)測量影響,并通過補償措施進(jìn)行了有效補償。




本文詳細(xì)內(nèi)容請下載:http://theprogrammingfactory.com/resource/share/2000004977。




作者信息:

成 章,蔡春霞,江 威,陳 興

(電子信息控制重點實驗室,四川 成都 610036)




wd.jpg

此內(nèi)容為AET網(wǎng)站原創(chuàng),未經(jīng)授權(quán)禁止轉(zhuǎn)載。