《電子技術(shù)應(yīng)用》
您所在的位置:首頁 > 模擬設(shè)計(jì) > 設(shè)計(jì)應(yīng)用 > 金屬封裝微系統(tǒng)內(nèi)部高壓擊穿和爬電問題的點(diǎn)云分析方法
金屬封裝微系統(tǒng)內(nèi)部高壓擊穿和爬電問題的點(diǎn)云分析方法
電子技術(shù)應(yīng)用
王輅,柏晗,曾燕萍,丁濤杰
中國電子科技集團(tuán)公司第五十八研究所,江蘇 無錫 214000
摘要: 面對金屬封裝高壓隔離微系統(tǒng)內(nèi)部潛在的擊穿和爬電風(fēng)險(xiǎn),結(jié)合高精度建模和圖論思想建立一種新的可靠性分析方法,為產(chǎn)品的設(shè)計(jì)和測試提供有力保障。首先,將微系統(tǒng)三維模型轉(zhuǎn)化為點(diǎn)云模型,經(jīng)濾波和曲面重構(gòu)形成可計(jì)算的數(shù)值模型;之后,根據(jù)幾何特征和物理關(guān)系,將表面爬電問題和擊穿問題分別等效為測地路徑和歐氏路徑的計(jì)算;并根據(jù)微系統(tǒng)布局方式優(yōu)化Dijkstra算法,計(jì)算封裝后的擊穿和爬電路徑;最終,參考實(shí)驗(yàn)標(biāo)準(zhǔn)判斷產(chǎn)品風(fēng)險(xiǎn)等級。對照實(shí)驗(yàn)結(jié)果與計(jì)算匹配,精度理想,表明該方法對微系統(tǒng)相關(guān)問題的有效性。
中圖分類號:TN406 文獻(xiàn)標(biāo)志碼:A DOI: 10.16157/j.issn.0258-7998.234255
中文引用格式: 王輅,柏晗,曾燕萍,等. 金屬封裝微系統(tǒng)內(nèi)部高壓擊穿和爬電問題的點(diǎn)云分析方法[J]. 電子技術(shù)應(yīng)用,2024,50(2):38-42.
英文引用格式: Wang Lu,Bai Han,Zeng Yanping,et al. A point cloud analysis method for high-voltage breakdown and creepage inside metal-encapsulated system-in-package[J]. Application of Electronic Technique,2024,50(2):38-42.
A point cloud analysis method for high-voltage breakdown and creepage inside metal-encapsulated system-in-package
Wang Lu,Bai Han,Zeng Yanping,Ding Taojie
The 58th Research Institute of China Electronics Technology Group Corporation, Wuxi 214000, China
Abstract: This paper combines high-precision modeling and graph theory ideas to establish a novel reliability analysis method, which provides a strong guarantee for product design and testing, for analyzing the potential risk of breakdown and creepage inside the high-voltage isolated system-in-package products. Firstly, the 3D model of the product is converted into a point cloud model, and a computable numerical model is formed through filtering and surface reconstruction. Then, according to the geometric characteristics and physical relations, the surface creepage problem and breakdown problem are equivalent to the calculation of geodesic path and Euclidean path, respectively. According to the layout, the Dijkstra algorithm is optimized to calculate the breakdown and creepage paths after packaging. Finally, the product risk level is judged by reference to the experimental standards.
Key words : system-in-package;point cloud analysis;Dijkstra algorithm;high-voltage breakdown;high-voltage creepage

引言

微系統(tǒng)技術(shù)將多個(gè)半導(dǎo)體芯片整合到一個(gè)封裝中,并通過各種封裝技術(shù)將它們電氣互連,以創(chuàng)建接近片上系統(tǒng)的系統(tǒng),但具有更好的良率、更高的靈活性和更快的上市時(shí)間[1]。將高壓隔離芯片、控制器、配置電路等模塊集成為微系統(tǒng)形態(tài)能夠明顯縮小產(chǎn)品尺寸、提升場景適應(yīng)性。然而,在有限空間下,產(chǎn)品封裝后將引入鍵合線、管殼、蓋板、焊柱等其他金屬結(jié)構(gòu),是否會因此產(chǎn)生新的擊穿行為行業(yè)內(nèi)尚無方法能夠分析確定,卻是這類微系統(tǒng)器件在設(shè)計(jì)時(shí)必須予以考慮的可靠性因素。


本文詳細(xì)內(nèi)容請下載:

http://theprogrammingfactory.com/resource/share/2000005852


作者信息:

王輅,柏晗,曾燕萍,丁濤杰

中國電子科技集團(tuán)公司第五十八研究所,江蘇 無錫 214000


weidian.jpg

此內(nèi)容為AET網(wǎng)站原創(chuàng),未經(jīng)授權(quán)禁止轉(zhuǎn)載。